Samsung has begun mass production of chips using its 3-nanometer (3nm) process node—its most advanced chip-production technology—which allows smaller chips to pack even more power.


This article by Cho Mu-Hyun, writing for ZDNet, makes the following points about Samsung chip production:
  • The South Korean tech giant said its 3nm process—compared to its 5nm process—reduced power usage by 45% and improved performance by 23%, reducing surface area by 16%. 
  • Samsung's 3nm process node uses its gate-all-around (GAA) transistor architecture, called Multi-Bridge-Channel FET
  • This process packs wider channels in gates for electricity to flow through while reducing the voltage level compared to the previous architecture.
  • Chips currently being made through its first 3nm process node were for a high-performance, low-power computing application.
  • Samsung is the world's largest memory chip maker and the second-largest contract chipmaker.


    Recent Runway Posts related to this topic:
    References from the Web:
    Source: ZDNET Technology US Company